You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
134 lines
4.5 KiB
134 lines
4.5 KiB
/* |
|
|
|
Copyright (c) 2009, 2010, 2011, 2013 STMicroelectronics |
|
Written by Christophe Lyon |
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy |
|
of this software and associated documentation files (the "Software"), to deal |
|
in the Software without restriction, including without limitation the rights |
|
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
|
copies of the Software, and to permit persons to whom the Software is |
|
furnished to do so, subject to the following conditions: |
|
|
|
The above copyright notice and this permission notice shall be included in |
|
all copies or substantial portions of the Software. |
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE |
|
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, |
|
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN |
|
THE SOFTWARE. |
|
|
|
*/ |
|
|
|
#if defined(__arm__) || defined(__aarch64__) |
|
#include <arm_neon.h> |
|
#else |
|
#include "stm-arm-neon.h" |
|
#endif |
|
|
|
#include "stm-arm-neon-ref.h" |
|
|
|
#ifndef INSN_NAME |
|
#define INSN_NAME vmul |
|
#define TEST_MSG "VMUL" |
|
#endif |
|
|
|
|
|
#define FNNAME1(NAME) void exec_ ## NAME (void) |
|
#define FNNAME(NAME) FNNAME1(NAME) |
|
|
|
FNNAME (INSN_NAME) |
|
{ |
|
#define DECL_VMUL(T, W, N) \ |
|
DECL_VARIABLE(vector1, T, W, N); \ |
|
DECL_VARIABLE(vector2, T, W, N); \ |
|
DECL_VARIABLE(vector_res, T, W, N) |
|
|
|
/* vector_res = OP(vector1, vector2), then store the result. */ |
|
#define TEST_VMUL1(INSN, Q, T1, T2, W, N) \ |
|
VECT_VAR(vector_res, T1, W, N) = \ |
|
INSN##Q##_##T2##W(VECT_VAR(vector1, T1, W, N), \ |
|
VECT_VAR(vector2, T1, W, N)); \ |
|
vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N), \ |
|
VECT_VAR(vector_res, T1, W, N)) |
|
|
|
#define TEST_VMUL(INSN, Q, T1, T2, W, N) \ |
|
TEST_VMUL1(INSN, Q, T1, T2, W, N) |
|
|
|
/* With ARM RVCT, we need to declare variables before any executable |
|
statement */ |
|
DECL_VMUL(int, 8, 8); |
|
DECL_VMUL(int, 16, 4); |
|
DECL_VMUL(int, 32, 2); |
|
DECL_VMUL(uint, 8, 8); |
|
DECL_VMUL(uint, 16, 4); |
|
DECL_VMUL(uint, 32, 2); |
|
DECL_VMUL(poly, 8, 8); |
|
DECL_VMUL(float, 32, 2); |
|
DECL_VMUL(int, 8, 16); |
|
DECL_VMUL(int, 16, 8); |
|
DECL_VMUL(int, 32, 4); |
|
DECL_VMUL(uint, 8, 16); |
|
DECL_VMUL(uint, 16, 8); |
|
DECL_VMUL(uint, 32, 4); |
|
DECL_VMUL(poly, 8, 16); |
|
DECL_VMUL(float, 32, 4); |
|
|
|
clean_results (); |
|
|
|
VLOAD(vector1, buffer, , int, s, 8, 8); |
|
VLOAD(vector1, buffer, , int, s, 16, 4); |
|
VLOAD(vector1, buffer, , int, s, 32, 2); |
|
VLOAD(vector1, buffer, , uint, u, 8, 8); |
|
VLOAD(vector1, buffer, , uint, u, 16, 4); |
|
VLOAD(vector1, buffer, , uint, u, 32, 2); |
|
VLOAD(vector1, buffer, , poly, p, 8, 8); |
|
VLOAD(vector1, buffer, , float, f, 32, 2); |
|
VLOAD(vector1, buffer, q, int, s, 8, 16); |
|
VLOAD(vector1, buffer, q, int, s, 16, 8); |
|
VLOAD(vector1, buffer, q, int, s, 32, 4); |
|
VLOAD(vector1, buffer, q, uint, u, 8, 16); |
|
VLOAD(vector1, buffer, q, uint, u, 16, 8); |
|
VLOAD(vector1, buffer, q, uint, u, 32, 4); |
|
VLOAD(vector1, buffer, q, poly, p, 8, 16); |
|
VLOAD(vector1, buffer, q, float, f, 32, 4); |
|
|
|
VDUP(vector2, , int, s, 8, 8, 0x11); |
|
VDUP(vector2, , int, s, 16, 4, 0x22); |
|
VDUP(vector2, , int, s, 32, 2, 0x33); |
|
VDUP(vector2, , uint, u, 8, 8, 0x44); |
|
VDUP(vector2, , uint, u, 16, 4, 0x55); |
|
VDUP(vector2, , uint, u, 32, 2, 0x66); |
|
VDUP(vector2, , poly, p, 8, 8, 0x44); |
|
VDUP(vector2, , float, f, 32, 2, 33.3f); |
|
VDUP(vector2, q, int, s, 8, 16, 0x77); |
|
VDUP(vector2, q, int, s, 16, 8, 0x88); |
|
VDUP(vector2, q, int, s, 32, 4, 0x99); |
|
VDUP(vector2, q, uint, u, 8, 16, 0xAA); |
|
VDUP(vector2, q, uint, u, 16, 8, 0xBB); |
|
VDUP(vector2, q, uint, u, 32, 4, 0xCC); |
|
VDUP(vector2, q, poly, p, 8, 16, 0xAA); |
|
VDUP(vector2, q, float, f, 32, 4, 99.6f); |
|
|
|
TEST_VMUL(INSN_NAME, , int, s, 8, 8); |
|
TEST_VMUL(INSN_NAME, , int, s, 16, 4); |
|
TEST_VMUL(INSN_NAME, , int, s, 32, 2); |
|
TEST_VMUL(INSN_NAME, , uint, u, 8, 8); |
|
TEST_VMUL(INSN_NAME, , uint, u, 16, 4); |
|
TEST_VMUL(INSN_NAME, , uint, u, 32, 2); |
|
TEST_VMUL(INSN_NAME, , poly, p, 8, 8); |
|
TEST_VMUL(INSN_NAME, , float, f, 32, 2); |
|
TEST_VMUL(INSN_NAME, q, int, s, 8, 16); |
|
TEST_VMUL(INSN_NAME, q, int, s, 16, 8); |
|
TEST_VMUL(INSN_NAME, q, int, s, 32, 4); |
|
TEST_VMUL(INSN_NAME, q, uint, u, 8, 16); |
|
TEST_VMUL(INSN_NAME, q, uint, u, 16, 8); |
|
TEST_VMUL(INSN_NAME, q, uint, u, 32, 4); |
|
TEST_VMUL(INSN_NAME, q, poly, p, 8, 16); |
|
TEST_VMUL(INSN_NAME, q, float, f, 32, 4); |
|
|
|
dump_results_hex (TEST_MSG); |
|
}
|
|
|