You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
54 lines
2.1 KiB
54 lines
2.1 KiB
/* Texas Instruments Triple 8-/10-BIT 165-/110-MSPS Video and Graphics |
|
* Digitizer with Horizontal PLL registers |
|
* |
|
* Copyright (C) 2009 Texas Instruments Inc |
|
* Author: Santiago Nunez-Corrales <santiago.nunez@ridgerun.com> |
|
* |
|
* This code is partially based upon the TVP5150 driver |
|
* written by Mauro Carvalho Chehab (mchehab@infradead.org), |
|
* the TVP514x driver written by Vaibhav Hiremath <hvaibhav@ti.com> |
|
* and the TVP7002 driver in the TI LSP 2.10.00.14 |
|
* |
|
* This program is free software; you can redistribute it and/or modify |
|
* it under the terms of the GNU General Public License as published by |
|
* the Free Software Foundation; either version 2 of the License, or |
|
* (at your option) any later version. |
|
* |
|
* This program is distributed in the hope that it will be useful, |
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|
* GNU General Public License for more details. |
|
* |
|
* You should have received a copy of the GNU General Public License |
|
* along with this program; if not, write to the Free Software |
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. |
|
*/ |
|
#ifndef _TVP7002_H_ |
|
#define _TVP7002_H_ |
|
|
|
#define TVP7002_MODULE_NAME "tvp7002" |
|
|
|
/** |
|
* struct tvp7002_config - Platform dependent data |
|
*@clk_polarity: Clock polarity |
|
* 0 - Data clocked out on rising edge of DATACLK signal |
|
* 1 - Data clocked out on falling edge of DATACLK signal |
|
*@hs_polarity: HSYNC polarity |
|
* 0 - Active low HSYNC output, 1 - Active high HSYNC output |
|
*@vs_polarity: VSYNC Polarity |
|
* 0 - Active low VSYNC output, 1 - Active high VSYNC output |
|
*@fid_polarity: Active-high Field ID polarity. |
|
* 0 - The field ID output is set to logic 1 for an odd field |
|
* (field 1) and set to logic 0 for an even field (field 0). |
|
* 1 - Operation with polarity inverted. |
|
*@sog_polarity: Active high Sync on Green output polarity. |
|
* 0 - Normal operation, 1 - Operation with polarity inverted |
|
*/ |
|
struct tvp7002_config { |
|
bool clk_polarity; |
|
bool hs_polarity; |
|
bool vs_polarity; |
|
bool fid_polarity; |
|
bool sog_polarity; |
|
}; |
|
#endif
|
|
|